Iraqi Journal for Electrical and Electronic Engineering
Login
Iraqi Journal for Electrical and Electronic Engineering
  • Home
  • Articles & Issues
    • Latest Issue
    • All Issues
  • Authors
    • Submit Manuscript
    • Guide for Authors
    • Authorship
    • Article Processing Charges (APC)
    • Proofreading Service
  • Reviewers
    • Guide for Reviewers
    • Become a Reviewer
  • Policies
    • Publication Ethics
    • Plagiarism
    • Allegations of Misconduct
    • Appeals and Complaints
    • Corrections and Withdrawals
    • Copyright Policy
    • Open Access
    • Archiving Policy
  • About
    • About Journal
    • Aims and Scope
    • Editorial Team
    • Journal Insights
    • Peer Review Process
    • Abstracting and indexing
    • Announcements
    • Contact

Search Results for xilinx-system-generator

Article
Slantlet Transform-Based ECG Classification System with Efficient Design and Implementation

Majid A. Alwan, Abdulhamed M. Jasim, Anas Khalid Abdullah, Jassim M. Abdul-Jabbar

Pages: 468-475

PDF Full Text
Abstract

Since cardiac conditions are among the most fatal illnesses in the medical community, ECG classification systems are crucial for understanding and diagnosing patients’ health conditions. Numerous techniques for ECG feature extraction and classification algorithms are developed by researchers. This paper presents a method for accurately classifying ECG illnesses based on the 3-scale Slantlet transform (SLT) and artificial neural network (ANN). The ability of the SLT filters to decompose the ECG signal at various resolutions led to excellent classification. As a new realization, all coefficients of the modified designed SLT filters are expressed by the sum-of-power-of-two (SOPOT) approach to reduce the complexity. It is noteworthy that the average and maximum deviation error values between the responses of original and modified filters are very small. Hardwarely, the new realization leads to a less complex implementation for the designed SLT filters on FPGA kit using the Xilinx System Generator for DSP with very small errors between output resposes of the original and modified filters. FPGA results show that the system is designed using a best-selected wordlength method. The proposed classification system is capable of distinguishing the ECG normal case and other four different diseases with a high overall accuracy of 98.50 %.

Article
Chameleon Chaotic System-Based Audio Encryption Algorithm and FPGA Implementation

Alaa Shumran, Abdul-Basset A. Al-Hussein

Pages: 232-250

PDF Full Text
Abstract

Audio encryption has gained popularity in a variety of fields including education, banking over the phone, military, and private audio conferences. Data encryption algorithms are necessary for processing and sending sensitive information in the context of secure speech conversations. In recent years, the importance of security in any communications system has increased. To transfer data securely, a variety of methods have been used. Chaotic system-based encryption is one of the most significant encryption methods used in the field of security. Chaos-based communication is a promising application of chaos theory and nonlinear dynamics. In this research, a chaotic algorithm for the new chaotic chameleon system was proposed, studied, and implemented. The chameleon chaotic system has been preferred to be employed because it has the property of changing from self-excited (SA) to hidden-attractor (HA) which increases the complexity of the system dynamics and gives strength to the encryption algorithm. A chaotic chameleon system is one in which, depending on the parameter values, the chaotic attractor alternates between being a hidden attractor and a self-excited attractor. This is an important feature, so it is preferable to use it in cryptography compared to other types of chaotic systems. This model was first implemented using a Field Programmable Gate Array (FPGA), which is the first time it has been implemented in practical applications. The chameleon system model was implemented using MATLAB Simulink and the Xilinx System Generator model. Self-excited, hidden, and coexisting attractors are shown in the proposed system. Vivado software was used to validate the designs, and Xilinx ZedBoard Zynq-7000 FPGA was used to implement them. The dynamic behavior of the proposed chaotic system was also studied and analysis methods, including phase portrait, bifurcation diagrams, and Lyapunov exponents. Assessing the quality of the suggested method by doing analyses of many quality measures, including correlation, differential signal-to-noise ratio (SNR), entropy, histogram analysis, and spectral density plot. The numerical analyses and simulation results demonstrate how well the suggested method performs in terms of security against different types of cryptographic assaults.

Article
Design and FPGA Implementation of a Hyper-Chaotic System for Real-time Secure Image Transmission

Abdul-Basset A. Al-Hussein, Fadhil Rahma Tahir, Ghaida A. Al-Suhail

Pages: 55-68

PDF Full Text
Abstract

Recently, chaos theory has been widely used in multimedia and digital communications due to its unique properties that can enhance security, data compression, and signal processing. It plays a significant role in securing digital images and protecting sensitive visual information from unauthorized access, tampering, and interception. In this regard, chaotic signals are used in image encryption to empower the security; that’s because chaotic systems are characterized by their sensitivity to initial conditions, and their unpredictable and seemingly random behavior. In particular, hyper-chaotic systems involve multiple chaotic systems interacting with each other. These systems can introduce more randomness and complexity, leading to stronger encryption techniques. In this paper, Hyper-chaotic Lorenz system is considered to design robust image encryption/ decryption system based on master-slave synchronization. Firstly, the rich dynamic characteristics of this system is studied using analytical and numerical nonlinear analysis tools. Next, the image secure system has been implemented through Field-Programmable Gate Arrays (FPGAs) Zedboard Zynq xc7z020-1clg484 to verify the image encryption/decryption directly on programmable hardware Kit. Numerical simulations, hardware implementation, and cryptanalysis tools are conducted to validate the effectiveness and robustness of the proposed system.

1 - 3 of 3 items

Search Parameters

×

The submission system is temporarily under maintenance. Please send your manuscripts to

Go to Editorial Manager
Journal Logo
Iraqi Journal for Electrical and Electronic Engineering

College of Engineering, University of Basrah

  • Copyright Policy
  • Terms & Conditions
  • Privacy Policy
  • Accessibility
  • Cookie Settings
Licensing & Open Access

CC BY 4.0 Logo Licensed under CC-BY-4.0

This journal provides immediate open access to its content.

Editorial Manager Logo Elsevier Logo

Peer-review powered by Elsevier’s Editorial Manager®

Copyright © 2026 College of Engineering, University of Basrah, its licensors, and contributors. All rights reserved, including those for text and data mining, AI training, and similar technologies. For all open access content, the relevant licensing terms apply.