Al-Yoonus M, Al-Kazzaz DS. FPGA-Based Implementation of a Basic Background Subtraction Algorithm for Real-Time Application. IJEEE [Internet]. 2025 Jan. 20 [cited 2026 Feb. 4];21(2):119-28. Available from: https://ijeee.journalpath.com/ijeee/article/view/590